. Difficulties to place the control-gate plug in between adjacent FG cells cause serious problems to provide a sufficiently high gate coupling ratio. As a result, the program and erase voltages significantly increase [2] . Planar FG cells, which are the obvious alternative to CT cells, have severe issues in terms of program saturation [3] , retention, and word line (WL)-to-WL breakdown due to the required very high program voltages [4] . [9] , [10] . Depending on the etch process temperature, the Ta content of the TaN metal gate is 0018-9383/$26.00 © 2011 IEEE reduced, as shown in Fig. 1(b) and (c), leading to reduced mechanical stability and worse electrical performance of the memory cells [11] .
In this paper, we present a detailed analysis of CT memory cells integrated with a sacrificial liner with varying thickness at the WL sidewall, which significantly improves the program, erase, and retention characteristics, as compared with standard TANOS NAND cells without a liner process. This improved TANOS cell performance will be explained in terms of etchinduced trap generation and leakage-path generation at the Al 2 O 3 sidewall, which is disconnected by the liner.
TANOS cells with a sidewall liner or a gate spacer were already proposed in [12] . However, these experiments were carried out on a larger ground rule, and the gate spacer was introduced to be able to etch the nitride layer in between the TANOS cells.
II. NAND CELL INTEGRATION AND PROCESS DETAILS
TANOS CT cells were fabricated in a 48-nm NAND technology. As described in [9] , we observed in our standard TANOS cells that the TaN metal-gate sidewall is damaged during the chlorine-based high-temperature Al 2 O 3 high-k etch process. This damage cannot be seen in scanning electron microscope (SEM) pictures as shown for the 350
• C high-k etch process in Fig. 1(a) . The transmission electron microscope (TEM) picture for the same etch process in Fig. 1 (b) reveals a 5-nm TaN region at the WL sidewall with a reduced contrast. The bleaching results from a reduced Ta content in the TaN layer [9] . For a 250
• C etch temperature, the bleached region can be reduced to 3 nm, as shown in Fig. 1(c) . However, TaN bleaching cannot be completely avoided due to the aggressive etch chemistry required for etching the crystalline Al 2 O 3 with a steep etch profile.
One possibility to protect the TaN layer from bleaching is the introduction of a protection layer during the critical high-k etch process. For this reason, a SiN encapsulation liner process was developed. The integration sequence is schematically shown in Fig. 2 . The process flow for the removable encapsulation liner process consists of the following steps. After the usual SiN hard-mask etch in Fig. 2(a) and combined W and TaN WL etch in Fig. 2(b) , which stops at the Al 2 O 3 blocking oxide, a SiN liner is deposited. An anisotropic spacer etch generates a thin SiN liner at the WL sidewall, as schematically shown in Fig. 2(c) . Afterward, the Al 2 O 3 blocking oxide is typically etched at 350
A TEM picture at the same process step is shown in Fig. 3(b) . Before the CT storage nitride etch, the SiN liner at the cell sidewall is clearly visible. During the SiN CT layer etch (selective to SiO 2 ), the SiN liner thickness is already reduced, and after an additional liner removal, the resulting WL profile looks as depicted in Fig. 2 (e). The final situation after the oxide fill between the WLs is shown in Fig. 2 (f). The removable nitride encapsulation liner is mostly removed; just a thin SiN layer remains at the sidewall of the TaN metal gate.
In the presented experiments, the thickness of the removable encapsulation liner was varied between 2 and 8 nm and was compared with a reference group without encapsulation liner Fig. 3(a) . A cut along the WL is shown in Fig. 3(d) , revealing a quasi-planar shallow-trench-isolation (STI) step to reduce electrical fields at the STI edge.
III. RESULTS AND DISCUSSION
Transient program and erase curves of our optimized TANOS cell with a liner thickness of 4 nm are shown in Fig. 4(a) and (b), respectively. A very large threshold voltage V t window with programming to V t states above 9 V and erasing below V t = −4 V can be obtained for long program and erase times. For a NAND product-relevant programming time of t pgm = 100 μs V t , levels above 4 V can be obtained with a moderately high program voltage of V pgm = 17 V. For erase levels below V t = −2 V within an erase time of t ers = 1 ms, an erase voltage V ers = −23 V is required. Therefore, the program voltage, which is critical for the WL-to-WL breakdown in sub-30-nm NAND technologies [4] , can be reduced, as compared with typical values for FG NAND Flash cells. The relatively high erase voltage is less critical due to the block erase in NAND where all WLs are on the same erase potential. The endurance characteristic in Fig. 5(a) indicates a very good endurance behavior up to 10 000 cycling with a very small V t window degradation up to 1000 cycles. Fig. 5(b) shows the retention behavior of 48-nm TANOS NAND memory cells with a 4-nm liner. The room-temperature (RT) charge loss within 2 h after programming the memory cells to V t = +4 V is less than 50 mV. The retention bake for 2 h at 200
• C causes a V t loss of approximately 600 mV, which is a moderate value for TANOS cells [13] . 
A. Liner Thickness Influence on the Program and Erase Performances
The influence of the liner thickness on the program and erase performances of 48-nm TANOS cells is depicted in Fig. 6(a) and (b), respectively. The initial V t of the 48-nm cells is V t,ini = 200 mV. Again, the product-relevant program and erase pulse times of t pgm = 100 μs and t ers = 1 ms, respectively, were used. The program voltage was varied between V pgm = 15 and 19 V. The erase voltages ranged from V ers = −19 to −23 V. It can be observed in Fig. 6(a) that the introduction of a 2-nm nitride liner significantly improves the programmed V t level after t pgm = 100 μs, as compared with the cell without the liner for all applied program voltages. A liner thickness increase to 4 nm further improves the program performance, but the increase to a 8-nm liner does not show further V t improvement.
The same behavior, in principle, can be observed for the erase levels achieved with t ers = 1 ms and different erase voltages as shown in Fig. 6(b) . In the liner thickness of up to 4 nm, the erase performance improves, whereas the 8-nm liner shows a turnaround in the erase performance with reduced negative erase V t levels.
The program and erase V t shifts (ΔV t ) relative to the initial V t of the 5-μm cells (V t,ini = 3 V) is shown in Fig. 7 . Generally, program and erase show very little dependence on the liner thickness, as shown in Fig. 7 . In particular, the programmed V t after t pgm = 100 μs programming with V pgm = 17 V does not show any effect of the liner thickness. The erased V t level after t ers = 1 ms erasing with V ers = −21 V shows a slightly worse erase behavior with the liner thickness increase.
However, the general trend indicates similar erase and slightly worse program characteristics of the 5-μm cells compared with the 48-nm NAND cells when initial V t values of both device types are taken into account.
The liner influence on the programming is further investigated with the help of incremental step pulse programming (ISPP) measurements. Fig. 8(a) reports the ISPP curves of a TANOS cell without the liner in comparison with the 4-nm liner group. The ISPP slope can be improved from 0.58 for the no-liner cell to 0.73 in the case of the 4-nm liner. Generally, a higher ISPP slope can be explained by a reduced flying-through effect [14] , [15] . This corresponds to a reduced percentage of electrons injected into the storage SiN layer (J TOX ) that tunnel out of the SiN layer (J BLO ) without being trapped, as shown in the inset of Fig. 9(a) . In program simulations, as taken from [15] and shown in Fig. 9(a) , different ISPP slopes can be obtained by a variation of the capture cross section σ n_0 and the effective electron mass m * . Three different ISPP slopes between s = 0.8 and 1 are shown. Fig. 9(b) illustrates the electron trapping ratio t, which is given by
as a function of the programming time t pgm for the same program simulations. It is shown that, for the ideal ISPP slope of s = 1, nearly all injected electrons are stored in the SiN layer. In the case of s = 0.8, less than 0.1% of the injected electrons are captured and stored in the SiN layer over the whole programming time. As a result, it can be concluded that the TANOS NAND cell integration with the liner increases the storage layer trapping ratio, which will be discussed later on. The resulting ISPP slopes for all liner thicknesses are presented in Fig. 8(b) . Thicker nitride liners increase the ISPP slope, as can be seen for the 48-nm NAND cells. In the case of the 5-μm-long-and-wide TANOS cells, a very little influence of the liner thickness on the ISPP slope can be observed.
B. Liner-Thickness-Dependent Retention and Endurance Characteristics
Fig . 10 shows the retention characteristics of 48-nm and 5-μm CT cells for all liner thickness groups. Precedent to the retention experiment, all cells were programmed to ΔV t = 4 V from its initial V t values.
Whereas the 5-μm cell does not show any liner thickness influence on the retention, the 48-nm cell shows a strongly increased retention loss with a reduced liner thickness. The 5-μm cell only shows an insignificant retention loss at RT. The retention loss of 250-300 mV observed after a 2-h 200
• C retention bake represents the inherent CT stack retention ability.
In contrast to this, the 48-nm cells already show significant RT retention losses of 500 and 100 mV for the no-liner and 2-nm-liner groups, respectively. The 4-and 8-nm-liner groups of the 48-nm cells are approaching the retention behavior of the 5-μm cell and lose only 50 mV during 2 h at RT.
A much stronger liner influence can be seen in the 48-nmcell 200
• C retention. The no-liner cells show ΔV t = −2.75 V after 2 h. This retention loss can be reduced to only ΔV t = −580 mV for the 4-nm-liner group before a slightly worse retention is again observed for the 8-nm liner. Fig. 11 shows the endurance behavior for all split groups with and without liner. Up to the maximum cycle number of 5000 cycles, only small differences are observed. Only the 8-nm-liner cell shows some irregularities in the endurance curve, which results in a reduced V t cycle window. 
C. Discussion of Sidewall Encapsulation Liner Influence on the Electrical-Cell Performance
The liner thickness dependence as observed in the program, erase, and retention characteristics can be explained by an Al 2 O 3 damage region caused by the high-k etch, as schematically shown in Fig. 12 . During the high-k Al 2 O 3 etch, trap states can be generated in a region possibly 3-4 nm thick, which is adjacent to the etched gate edge [see Fig. 12(a) ].
Under the program condition, this damaged region with a high trap density increases the current flowing toward the gate electrode for the no-liner group. For increasing liner thickness, the nitride liner reduces this leakage path by disconnecting the direct contact between the damaged Al 2 O 3 region and the TaN gate electrode, as shown in Fig. 12(c) . Accordingly, the flyingthrough effect is reduced, and therefore, the ISPP slope of the 48-nm cells in Fig. 8(a) and (b) and the program performance [see Fig. 6(a) ] are improved. For large CT cells, the portion of the storage nitride that is connected to the leakage path is much lower, as shown in Fig. 12(b) and (d) . As a result, the program performance in Fig. 7 and the ISPP slope in Fig. 8(b) are almost independent on the liner thickness.
The liner-thickness-dependent 48-nm-cell erase performance shown in Fig. 6(b) can be explained in a similar way. The trapinduced leakage path in Al 2 O 3 causes increased electron back tunneling from the gate electrode and, therefore, worse erase behavior for the reduced liner thickness.
Under retention conditions, the trap states at the Al 2 O 3 sidewall increase the number of electrons that can escape toward the gate, and therefore, the 48-nm-cell retention (see Fig. 10 ) gets worse for thinner liners.
The endurance in Fig. 11 is only marginally effected from the liner thickness, although it would be expected that, for thinner liner thicknesses, the endurance performance should get reduced. The slightly worse endurance performance for the 8-nm liner exhibits the opposite trend. This can only be explained with edge-induced dipoles caused by gate-edge charge injection and insufficient charge shielding by the source-anddrain junction [8] , [16] . Overall, it can be concluded that the endurance behavior is strongly related to degradation and negative-charge built-up at the interface between the tunnel oxide and the silicon substrate. All liner-related effects play a minor role for the endurance.
It is observed that small-ground-rule CT memory cells, as presented in advanced NAND technologies, generally show a much higher susceptibility on the liner thickness than large CT cells in the micrometer range. The cell size difference is most critical in the very important cell retention, as shown in Fig. 10 . The difference between the TANOS stack inherent retention ability, as seen for the 5-μm-long-and-wide cells (ΔV t ≈ 300 mV), and the 48-nm-cell retention (ΔV t ≈ −600 mV for the 4-nm liner) is the result of edge effects, which can be a combination of the Al 2 O 3 trap-assisted leakage path and charge dipoles [8] . However, these effects will become more dominant as the CT cell shrinks below 30 or even 20 nm, when TANOS-like CT cells could be first implemented in NAND Flash memory devices.
IV. CONCLUSION
TANOS CT cells have been fabricated in a 48-nm NAND technology using a removable nitride liner process. This SiN liner avoids the TaN sidewall bleaching and improves the mechanical stability of the 48-nm-cell gate stack. Additionally, the electrical-cell performance has been significantly improved by the SiN liner introduction. The best performing 48-nm TANOS cell in terms of program, ISPP slope, erase, endurance, and retention could be achieved for a 4-nm nitride liner. The observed electrical-cell performance improvement can be explained by the 3-to 4-nm damaged Al 2 O 3 region with a high trap density caused by the aggressive high-k etch. These traps at the Al 2 O 3 sidewall form a trap-assisted leakage path between the storage nitride and the TaN gate electrode. All aspects of the improved electrical-cell performance can be explained by an interruption of this trap-assisted leakage path for increasing liner thickness. Overall, this demonstrates that TaN and Al 2 O 3 sidewall etch damages are very critical reliability issues of TANOS memory cells. Furthermore, these findings question the TANOS shrikability to technology nodes below 20 nm, where the total liner thickness approaches half of the memory cell length.
